

FREQUENCY COMPARATOR CIRCUIT

Field of the Invention

5 The invention is related phase-locked loops, and, in particular, to a frequency comparator circuit that includes a frequency detector circuit.

Background of the Invention

10 Phase-locked loop (PLL) circuits are useful in many electronic systems. For example, PLL circuits may be used for master clock generation for a microprocessor system, clock generation for a sampling clock in an analog-to-digital conversion system, clock generation for data recovery in a low-voltage differential signal (LVDS) driver/receiver system, as well as numerous other applications.

15 PLL applications typically provide an output clock signal by comparing the output clock signal to a reference clock signal. A phase-frequency detector (PFD) circuit is often employed to provide a raw control signal to a loop filter. The phase-frequency detector circuit provides the raw control signal in response to comparing the phase and frequency of the output clock signal to the reference clock signal. The loop filter often is a low-pass filter (LPF) that is arranged to provide a smoothed or averaged control signal
20 in response to raw control signal. Typically, a voltage-controlled oscillator (VCO) is arranged to receive the control signal from the loop filter. The VCO produces the clock signal in response to the control signal such that the frequency of the clock is varied until the phase and frequency of the clock signal are matched to the reference clock signal.

25 A PLL circuit may include a PFD circuit that provides UP and DOWN signals in response to the comparison between the output clock signal and the reference clock signal. The UP and DOWN signals are dependent on both the phase and frequency of the output and reference clock signals. The UP signal is active when the frequency of the output clock signal is lower than the reference signal, while the DOWN signal is active when the frequency of the output clock signal is determined to be higher than the
30 reference signal. Similarly, the UP signal is active when the phase of the output clock is

lagging behind the phase of the reference clock, and the DOWN signal is active when the phase of the output clock is leading the phase of the reference clock.

Brief Description of the Drawings

5 Non-limiting and non-exhaustive embodiments of the present invention are described with reference to the following drawings, in which:

FIGURE 1 illustrates a block diagram of an embodiment of a frequency comparator circuit;

10 FIGURE 2 shows a block diagram of an embodiment of the frequency detector circuit of FIGURE 1; and

FIGURE 3 illustrates a block diagram of an embodiment of one of the counter circuits of FIGURE 1, arranged in accordance with aspects of the invention.

Detailed Description

15 Various embodiments of the present invention will be described in detail with reference to the drawings, where like reference numerals represent like parts and assemblies throughout the several views. Reference to various embodiments does not limit the scope of the invention, which is limited only by the scope of the claims attached hereto. Additionally, any examples set forth in this specification are not intended to be
20 limiting and merely set forth some of the many possible embodiments for the claimed invention.

Throughout the specification and claims, the following terms take at least the meanings explicitly associated herein, unless the context clearly dictates otherwise. The meanings identified below are not intended to limit the terms, but merely provide
25 illustrative examples for the terms. The meaning of "a," "an," and "the" includes plural reference, and the meaning of "in" includes "in" and "on." The term "connected" means a direct electrical connection between the items connected, without any intermediate devices. The phrase "in one embodiment," as used herein does not necessarily refer to the same embodiment, although it may. The term "coupled" means either a direct
30 electrical connection between the items connected, or an indirect connection through one or more passive or active intermediary devices. The term "circuit" means either a single

component or a multiplicity of components, either active and/or passive, that are coupled together to provide a desired function. The term "signal" means at least one current, voltage, charge, temperature, data, or other signal.

Briefly stated, the invention is related to a frequency comparator circuit that is configured to compare whether the frequency of two input signals are within a tolerance of each other. The frequency comparator circuit includes two counter circuits, an AND gate, and a frequency detector circuit that is configured to provide two reset signals. The two counter circuits are arranged to be clocked by a respective one of the two input signals, and further arranged to be reset by a respective one of the two reset signals. Further, the AND gate is arranged to perform an AND function on the overflow outputs of the first and second counter circuits to provide a status signal. If the status signal is high, the difference in frequency between the two input signals is less than the tolerance. If the status signal is low, the difference in frequency between the two input signals exceeds the tolerance.

FIGURE 1 illustrates a block diagram of an embodiment of frequency comparator circuit 100. Frequency comparator circuit 100 includes frequency detector circuit 120 and tolerance circuit 130. An embodiment of tolerance circuit 130 includes counter circuit 110, counter circuit 111, and AND gate A1.

In operation, frequency detector circuit 120 is configured to provide a first reset signal (RSTA) and a second reset signal (RSTB) from a first input signal (IN1) and a second input signal (IN2).

In one embodiment, frequency detector circuit 120 is configured to provide signals RSTA and RSTB as follows. If $f_{IN1} > f_{IN2}$, signal RSTA has a first parameter that is related to $f_{IN1} - f_{IN2}$, where f_{IN1} and f_{IN2} are the frequencies that are associated with signals IN1 and IN2, respectively. Alternatively, if $f_{IN1} < f_{IN2}$, signal RSTB has a second parameter that is related to $f_{IN2} - f_{IN1}$.

In one embodiment, if $f_{IN1} \geq f_{IN2}$, f_{RSTB} is substantially zero, where f_{RSTB} is the frequency that is associated with signal RSTB. In one embodiment, if $f_{IN1} \leq f_{IN2}$, f_{RSTA} is substantially zero, where f_{RSTA} is the frequency that is associated with signal RSTA.

In one embodiment, at least if $2 \cdot f_{IN2} > f_{IN1} > f_{IN2}$, f_{RSTA} is substantially equal to $f_{IN1} - f_{IN2}$. In one embodiment, at least if $2 \cdot f_{IN1} < f_{IN2} < f_{IN1}$, f_{RSTB} is substantially equal to $f_{IN2} - f_{IN1}$. The difference between f_{IN1} and f_{IN2} is the beat frequency of signals $IN1$ and $IN2$.

5 Tolerance circuit 130 is configured to provide a status signal (Status) from signals $IN1$, $IN2$, $RSTA$, and $RSTB$. Further, tolerance circuit 130 is configured to provide signal Status such that signal Status corresponds to a first logic level if the difference between the f_{IN1} and f_{IN2} are within a tolerance window, and to a second logic level otherwise. In one embodiment, tolerance circuit 130 is arranged to provide signal Status
10 as follows.

Counter circuit 110 is arranged to receive signal $IN1$ at a clock input of counter circuit 110, and counter circuit 111 is arranged to receive signal $IN2$ at a clock input of circuit 111. Further, counter circuit 110 is arranged to increment a first count value when a positive edge occurs in signal $IN1$. Similarly, counter circuit 111 is arranged to
15 increment a second count value when a positive edge occurs in signal $IN1$. Although a positive edge triggered condition is described, in other embodiments, counter circuits 110 and 111 may be triggered by a negative edge, level-triggered, and the like.

Additionally, counter circuit 110 is arranged to reset the first count value (e.g. to zero) if signal $RSTA$ is asserted. Similarly, counter circuit 111 is arranged to reset the
20 second count value (e.g. to zero) if signal $RSTB$ is asserted.

Further, counter circuit 110 is configured to provide a first overflow signal (OF_A) at an overflow output such that signal OF_A is asserted if counter circuit 110 overflows. Similarly, counter circuit 111 is configured to provide a second overflow
25 signal (OF_B) at an overflow output of counter circuit 111 such that signal OF_B is asserted if counter circuit 111 overflows.

In one embodiment, counter circuit 110 overflows if $f_{IN1} < f_{IN2} + tol1$, and counter circuit 111 overflows if $f_{IN2} < f_{IN1} + tol2$. Accordingly, in this embodiment, counter circuits 110 and 111 both overflow if $f_{IN1} - f_{IN2} < tol1$ and $f_{IN2} - f_{IN1} < tol2$. Also, AND gate A1 is arranged to provide signal Status by performing an AND function on signals
30 OF_A and OF_B . Accordingly, signal Status has a high logic level if f_{IN1} and f_{IN2} are within the tolerance window of each other, and has a low logic level otherwise. In other

level as signal Q6 if signal carryA is low, and such that signal D6 is high if signal carryA is high. Signal carryA is high only if counter 310 overflows. Additionally, Q6 is reset to low if signal Reset is high. Accordingly, Q6 is set high only when counter circuit 310 overflows, and only remains high until signal Reset is high.

5 FF7 is arranged to store the overflow condition. Also, OR gate O2 is arranged to provide signal OF_A such that signal OF_A is high if either Q6 or Q7 are high. If the overflow condition occurs, carryA changes to high, which in turn causes Q6 to change to high, as previously described. Since Q6 is high, OF_A is high. Next, when signal Reset changes to high, Q6 is changed to low, and Q7 is changed to high. At this point, OF_A
10 remains high, since Q7 is high. Q7 remains high until the next leading edge of signal Reset, which causes Q7 to change back to low.

As discussed, FF7 and OR gate O2 are used to temporarily store the overflow condition. If fIN1 is greater than fIN2, even if signal fIN1 is very close to fIN2, signal RSTA still has an occasional pulse. FF7 and OR gate O2 are arranged to prevent Status
15 from immediately changing to low if this happens.

Although one embodiment of counter circuit 310 is described above for illustrative purposes, other embodiments of counter circuit 310 are within the scope of the invention.

The above specification, examples and data provide a description of the
20 manufacture and use of the composition of the invention. Since many embodiments of the invention can be made without departing from the spirit and scope of the invention, the invention also resides in the claims hereinafter appended.